2018-10-22 21:37:03 +02:00
|
|
|
/*
|
|
|
|
Copyright 2012 Jun Wako <wakojun@gmail.com>
|
|
|
|
|
|
|
|
This program is free software: you can redistribute it and/or modify
|
|
|
|
it under the terms of the GNU General Public License as published by
|
|
|
|
the Free Software Foundation, either version 2 of the License, or
|
|
|
|
(at your option) any later version.
|
|
|
|
|
|
|
|
This program is distributed in the hope that it will be useful,
|
|
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
GNU General Public License for more details.
|
|
|
|
|
|
|
|
You should have received a copy of the GNU General Public License
|
|
|
|
along with this program. If not, see <http://www.gnu.org/licenses/>.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#pragma once
|
|
|
|
|
2019-11-13 09:38:37 +01:00
|
|
|
|
2021-03-18 01:48:09 +01:00
|
|
|
/* key matrix size */
|
2018-10-22 21:37:03 +02:00
|
|
|
#define MATRIX_ROWS 16 // keycode bit: 3-0
|
|
|
|
#define MATRIX_COLS 8 // keycode bit: 6-4
|
|
|
|
|
|
|
|
/* key combination for command */
|
|
|
|
#define IS_COMMAND() ( \
|
2022-10-16 15:14:40 +02:00
|
|
|
get_mods() == (MOD_BIT(KC_LSFT) | MOD_BIT(KC_RSFT)) || \
|
|
|
|
get_mods() == (MOD_BIT(KC_LCTL) | MOD_BIT(KC_RSFT)) \
|
2018-10-22 21:37:03 +02:00
|
|
|
)
|
|
|
|
|
2021-03-18 01:48:09 +01:00
|
|
|
#define XT_CLOCK_PIN D1
|
|
|
|
#define XT_DATA_PIN D0
|
|
|
|
#define XT_RST_PIN B7
|
2018-10-22 21:37:03 +02:00
|
|
|
|
|
|
|
/* hard reset: low pulse for 500ms and after that HiZ for safety */
|
|
|
|
#define XT_RESET() do { \
|
2024-05-03 07:21:29 +02:00
|
|
|
gpio_write_pin_low(XT_RST_PIN); \
|
|
|
|
gpio_set_pin_output(XT_RST_PIN); \
|
2021-03-18 01:48:09 +01:00
|
|
|
wait_ms(500); \
|
2024-05-03 07:21:29 +02:00
|
|
|
gpio_set_pin_input(XT_RST_PIN); \
|
2018-10-22 21:37:03 +02:00
|
|
|
} while (0)
|
|
|
|
|
|
|
|
/* INT1 for falling edge of clock line */
|
2021-03-18 01:48:09 +01:00
|
|
|
#define XT_INT_INIT() do { \
|
|
|
|
EICRA |= ((1 << ISC11) | (0 << ISC10)); \
|
2018-10-22 21:37:03 +02:00
|
|
|
} while (0)
|
2021-03-18 01:48:09 +01:00
|
|
|
|
2018-10-22 21:37:03 +02:00
|
|
|
/* clears flag and enables interrupt */
|
2021-03-18 01:48:09 +01:00
|
|
|
#define XT_INT_ON() do { \
|
|
|
|
EIFR |= (1 << INTF1); \
|
|
|
|
EIMSK |= (1 << INT1); \
|
2018-10-22 21:37:03 +02:00
|
|
|
} while (0)
|
2021-03-18 01:48:09 +01:00
|
|
|
|
|
|
|
#define XT_INT_OFF() do { \
|
|
|
|
EIMSK &= ~(1 << INT1); \
|
2018-10-22 21:37:03 +02:00
|
|
|
} while (0)
|
2021-03-18 01:48:09 +01:00
|
|
|
|
|
|
|
#define XT_INT_VECT INT1_vect
|